Clocks and Resets The IP-Core is driven by a single clock and doesn't create any additional clocks internally. In the current configuration, the core does not have an explicit reset. Rather, all registers are initialized on power-on through default values in VHDL.
